S/N 10/643,587 **PATENT**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Peter M. Klausler Examiner: Unknown

10/643,587

Group Art Unit: 2153

Docket: 1376.717US1

August 18, 2003

SCHEDULING SYNCHRONIZATION OF PROGRAMS RUNNING AS

STREAMS ON MULTIPLE PROCESSORS

COMMUNICATION CONCERNING RELATED APPLICATIONS

MS Amendment

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Applicant would like to bring to the Examiner's attention the following related applications in the above-identified patent application:

ek .	<u>Serial/Patent No.</u> 1 0/643,742	Filing Date/Issue Date August 18, 2003	Attorney Docket 1376:697US1	Title DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM
Cox	·10/64 <u>3,585</u>	August 18, 2003	1376 700US1	LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER
W.	10/ 235,8 98 6,922,766	September 4, 2002	1376.710US1	REMOTE TRANSLATION MECHANISM FOR A MULTI-NODE SYSTEM
CA .	10/64 3,769	August 18, 2003	_1376.718US1	SCHEDULING SYNCHRONIZATION OF PROGRAMS RUNNING AS STREAMS ON MULTIPLE PROCESSORS
Cox	107643,754	August 18, 2003	1376.724US1	RELAXED MEMORY CONSISTENCY MODEL

Title: SCHEDULING SYNCHRONIZATION OF PROGRAMS RUNNING AS STREAMS ON MULTIPLE PROCESSORS

Pursuant to 37 C.F.R. 1.98(a)(2), Applicant believes that copies of cited U.S. Patents and Published Applications, and Non-Published Applications identifiable by USPTO Serial Number, are no longer required to be provided to the Office. Notification of this change to this effect was provided in the United States Patent and Trademark Office OG Notices dated October 12, 2004 and October 19, 2004. Thus, Applicant has not included copies of any US Patents or US Patent Applications identifiable by serial number that may be cited with this submission. Should the Office require copies to be provided, Applicant respectfully requests that notice of such requirement be directed to Applicant's below-signed representative. Applicant acknowledges the requirement to submit copies of foreign patent documents and non-patent literature in accordance with 37 C.F.R. 1.98(a)(2).

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

PETER M. KLAUSLER

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938
Minneapolis, MN 55402

(612) 373-6909

Date August 28, 2006

Thomas F. Brennan Reg. No. 35,075

CERTIFICATE UNIDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: MS Amendment, Commissioner for Patents, P.O. Box 1450,

Alexendria, VA 22313-1450 on this **2874** day of <u>August</u> 2006.

Signa





IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Peter M. Klausler Examiner:

Unknown

Serial No.:

10/643,587

Group Art Unit:

2153

Filed:

August 18, 2003

Docket:

1376.717US1

Title:

SCHEDULING SYNCHRONIZATION OF PROGRAMS RUNNING AS

STREAMS ON MULTIPLE PROCESSORS

INFORMATION DISCLOSURE STATEMENT

MS Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 . C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

PTO/SB/08A(10-01)
Approved for use through 1/03/12022, ONB 051-0021
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
The Paperwork Reduction Act of 1995, no parsons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE **Application Number** 10/643,587 STATEMENT BY APPLICANT Filing Date August 18, 2003 as many sheets as necessary) **First Named Inventor** Klausler, Peter **Group Art Unit** 2153 AUG 3 1 2006 **Examiner Name** Unknown Attorney Docket No: 1376.717US1

US PATENT DOCUMENTS				
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate
C.A.	US-2002/0169938A1	11/14/2002	Scott, S. L., et al.	12/14/2001
ī	US-2002/0172199A1	11/21/2002	Scott, S. L., et al.	12/14/2001
	US-2003/0005380A1	01/02/2003	Nguyen, H. T., et al.	06/29/2001
	US-2004/0044872A1	03/04/2004	Scott, S. L.	09/04/2002
	US-2004/0162949A1	08/19/2004	Scott, S. L., et al.	02/18/2003
	US-2005/0044128A1	02/24/2005	Scott, S. L., et al.	08/18/2003
	US-2005/0044339A1	02/24/2005	Sheets, K.	08/18/2003
	US-2005/0044340A1	02/24/2005	Sheets, K., et al.	08/18/2003
	US-3,881,701	05/06/1975	Schoenman, L., et al.	09/17/1973
	US-4,380,786	04/19/1983	Kelly, Arnold J.	09/02/1980
	US-4,541,046	09/10/1985	Nagashima, S., et al.	03/23/1982
	US-4,733,348	03/22/1988	Hiraoka, T., et al.	05/30/1985
	US-4,771,391	09/13/1988	Blasbalg, H.	07/21/1986
	US-4,868,818	09/19/1989	Madan, H. S., et al.	10/29/1987
	US-4,888,679	12/19/1989	Fossum, T., et al.	01/11/1988
•	US-4,933,933	06/12/1990	Dally, W. J., et al.	12/19/1986
	US-5,008,882	04/16/1991	Peterson, J. C., et al.	08/17/1987
	US-5,031,211	07/09/1991	Nagai, Y., et al.	02/01/1990
	US-5,036,459	07/30/1991	Den Haan, P. A., et al.	03/09/1989
	US-5,068,851	11/26/1991	Bruckert, W., et al.	08/01/1989
	US-5,072,883	12/17/1991	Vidusek, D.	04/03/1990
	US-5,105,424	04/14/1992	Flaig, C. M., et al.	06/02/1988
	US-5,157,692	10/20/1992	Horie, T., et al.	03/20/1990
	US-5,161,156	11/03/1992	Baum, R. I., et al.	02/02/1990
	US-5,170,482	12/08/1992	Shu, R., et al.	02/13/1991
	US-5,175,733	12/29/1992	Nugent, S. F.	12/27/1990
	US-5,197,130	03/23/1993	Chen, S. S., et al.	12/29/1989
	US-5,218,601	06/08/1993	Chujo, T., et al.	12/20/1990
	US-5,218,676	06/08/1993	Ben-ayed, M., et al.	01/08/1990
	US-5,220,804	06/22/1993	Tilton, D., et al.	12/09/1991
	US-5,239,545	08/24/1993	Buchholz, D. R.	11/05/1990
	US-5,276,899	01/04/1994	Neches, P. M.	08/10/1990
	US-5,280,474	01/18/1994	Nickolls, J. R., et al.	01/05/1990
	US-5,297,738	03/29/1994	Lehr, W., et al.	02/21/1992
	US-5,311,931	05/17/1994	Lee, R. S.	12/27/1991
	US-5,313,628	05/17/1994	Mendelsohn, N. R., et al.	12/30/1991
	US-5,313,645	05/17/1994	Rolfe, D. B.	05/13/1991
1.	US-5,331,631	07/19/1994	Teraslinna, K. T.	03/16/1993
A	US-5,333,279	07/26/1994	Dunning, D.	06/01/1992
C.A.	US-5,341,504	08/23/1994	Mori, K., et al.	03/01/1990

EXAMINER

1 of 6

/Caroline Arcos/

DATE CONSIDERED

PTO/S8/084(10-01)
Approved for use through 10/31/2002, ONB 651-0031
US Payent & Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO	Under the Paserwork Reduction Act of 1995, no persons are required to respond to a collection of Information unless it contains a valid OMB control number. Complete if Known			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/643,587		
(Use as many sheets as necessary)	Filing Date	August 18, 2003		
	First Named Inventor	Klausler, Peter		
	Group Art Unit	2153		
	Examiner Name	Unknown		
Sheet 2 of 6	Attorney Docket No: 1376.717US1			

US PATENT DOCUMENTS				
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate
CA	US-5,347,450	09/13/1994	Nugent, S. F.	08/19/1993
	US-5,353,283	10/04/1994	Tsuchiya, P. F.	05/28/1993
	US-5,365,228	11/15/1994	Childs, P. L., et al.	08/21/1991
	US-5,418,916	05/23/1995	Hall, B. A., et al.	10/04/1990
	US-5,430,850	07/04/1995	Papadopoulos, G. M., et al.	07/22/1991
	US-5,430,884	07/04/1995	Beard, D. R., et al.	06/11/1990
	US-5,434,995	07/18/1995	Oberlin, S. M., et al.	12/10/1993
	US-5,435,884	07/25/1995	Simmons, H., et al.	09/30/1993
	US-5,437,017	07/25/1995	Moore, C.R., et al.	10/09/1992
	US-5,440,547	08/08/1995	Easki, H., et al.	01/05/1994
	US-5,446,915	08/29/1995	Pierce, P. R.	05/25/1993
	US-5,456,596	10/10/1994	Gourdine, M.	02/08/1994
	US-5,472,143	12/05/1995	Bartels, F., et al.	09/29/1993
	US-5,497,480	03/05/1996	Hayes, N. M., et al.	07/29/1994
•	US-5,517,497	05/14/1996	LeBoudec, JY., et al.	03/21/1995
	US-5,546,549	08/13/1996	Barrett, L., et al.	06/01/1994
	US-5,548,639	08/20/1996	Ogura, T., et al.	10/22/1992
	US-5,550,589	08/27/1996	Shiojiri, H., et al.	11/04/1994
	US-5,555,542	09/10/1996	Ogura, T., et al.	01/11/1996
	US-5,560,029	09/24/1996	Papadopoulos, G. M., et al.	05/31/1994
	US-5,640,524	06/17/1997	Beard, D. R., et al.	02/28/1995
	US-5,649,141	07/15/1997	Yamazaki, T.	06/30/1995
	US-5,721,921	02/24/1998	Kessler, R. E., et al.	05/25/1995
	US-5,740,967	04/21/1998	Simmons, H. C., et al.	05/01/1997
	US-5,765,009	06/09/1998	Ishizaka, K.	01/08/1997
	US-5,787,494	07/28/1998	Delano, E. R., et al.	09/22/1995
	US-5,860,146	01/12/1999	Vishin, S., et al.	06/25/1996
	US-5,860,602	01/19/1999	Tilton, C., et al.	12/06/1996
	US-5,897,664	04/27/1999	Nesheim, W. A., et al.	07/01/1996
	US-5,946,717	08/31/1999	Uchibori, K.	07/11/1996
	US-5,951,882	09/14/1999	Simmons, H. C., et al.	02/12/1998
	US-6,003,123	12/14/1999	Carter, N. P., et al.	02/10/1998
	US-6,016,969	01/25/2000	Tilton, C., et al.	09/14/1998
	US-6,088,701	07/11/2000	Whaley, K. M., et al.	11/14/1997
	US-6,101,590	08/08/2000	Hansen, C.	10/10/1995
	US-6,105,113	08/15/2000	Schimmel, C. F.	08/21/1997
	US-6,308,250	10/23/2001	Klausier, P. M.	06/23/1998
	US-6,308,316	10/23/2001	Hashimoto, S., et al.	01/08/1998
V	US-6,366,461	04/02/2002	Pautsch, G. W., et al.	09/29/1999
C.A.	US-6,490,671	12/03/2002	Frank, R. L., et al.	05/28/1999

EXAMINER

/Caroline Arcos/

DATE CONSIDERED

PTC/SB/08A(10-01 Approved for use through 10/31/2002, OMB 851-003

Substitute for form 1449A/PTO	Complete if Known			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/643,587		
STATEMENT OF APPLICANT Use as many sheets as necessary)	Filing Date	August 18, 2003		
	First Named Inventor	Klausler, Peter		
	Group Art Unit	2153		
	Examiner Name	Unknown		
Sheet 3 of 6	Attorney Docket No: 1376.717US1			

		US PAT	ENT DOCUMENTS	
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate
C.A.	US-6,684,305	01/27/2004	Deneau, T. M.	04/24/2001
<u> </u>	US-6,782,468	08/24/2004	Nakazato, S.	12/13/1999
	US-6,816,960	11/09/2004	Koyanagi, H.	07/10/2001
	US-6,922,766	07/26/2005	Scott, S. L.	09/04/2002
	US-6,925,547	08/02/2005	Scott, S. L., et al.	12/14/2001
	US-6,931,510	08/16/2005	Damron, P.	07/31/2000
Λ	US-6,976,155	12/13/2005	Drysdale, T. G., et al.	06/12/2001
C.A.	US-R,E28,577	10/21/1975	Schmidt, W. G.	11/21/1973

	FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	T²			
C.A.	EP-0353819A2	02/07/1990	Gupta, R., et al.				
	EP-0473452A2	03/04/1992	Duerrschmid, O., et al.				
	EP-0475282A2	03/18/1992	Kametani, M				
	EP-0501524A2	09/02/1992	Hillis, D. W.				
	EP-0570729A2	11/24/1993	Collins, C. A., et al.				
	WO-87/01750A1	03/26/1987	Andersson, S., et al.				
	WO-88/08652A1	11/03/1988	Hillis, D. W., et al.				
	WO-95/16236A1	06/15/1995	Oberlin, S. M., et al.				
\mathbf{W}^-	WO-96/10283A1	04/04/1996	Bonner, J.				
C.A.	WO-96/32681A1	10/17/1996	Thorson, G. M., et al.				

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
C.A.		"Cray Assembly Language (CAL) for Cray X1™ Systems Reference Manual", Section 2.6, Memory Ordering, http://docs.cray.com/books/S-2314-51/index.html,(June, 2003), 302 pgs.	
		"Deadlock-Free Routing Schemes on Multistage Interconnection Networks", IBM Technical Disclosure Bulletin, 35, (December, 1992), 232-233	
		"ECPE 4504: Computer Organization Lecture 12: Computer Arithmetic", The Bradley Department of Electrical Engineering, (October 17, 2000), 12 pgs.	
\/		"Msync - Synchronise Memory with Physical Storage", The Single UNIX® Specification, Version 2: Msync, The Open Group, http://www.opengroup.org/onlinepubs/007908799/xsh/msync.html,(1997), 3 pgs.	
C.A.		ABTS, D., "So Many States, So Little Time: Verifying Memory Coherence in the Cray X1", Parallel and Distributed Processing Symposium, (April 22, 2003),11-20	_

EXAMINER /Car

/Caroline Arcos/

DATE CONSIDERED

PTO/SB/06A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Petent & Tredemen Recording and OMB control outside and Administration and American Control outside as Applied OMB control outside as Applied OMB

Substitute for form 1449A/PTO	Complete If Known	required to respond to a collection of information unless in consists a valid Unite constant number
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/643,587
(Use as many sheets as necessary)	Filing Date	August 18, 2003
	First Named Inventor	Klausler, Peter
	Group Art Unit	2153
•	Examiner Name	Unknown
Sheet 4 of 6	Attorney Docket No: 1	376.717US1

Examiner Initials* Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the telme (initials*) No.		OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
with Deterministic Routing", Transactions on Parallel and Distributed Systems, 5(5), (March, 1994), 225-246 BOLDING, K., "Non-Uniformities Introduced by Virtual Channel Deadlock Prevention", Technical Report 92-07-07, Department of Computer Science and Engineering, FR-35 University of Washington; Seattle, WA 98195, (July 21, 1992), 1-6 BOLLA, R., "A Neural Strategy for Optimal Multiplexing of Circuit and Packet-Switched Traffic", Proceedings, IEEE Global Telecommunications Conference, (1992),1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-555 DALLY, W. J., "Virtual Channels", IEEE Transactions on Computers, 1990, 775-785 DALLY, W. J., "Virtual Channels Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990		Cite No 1	(book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
5(5), (March, 1994), 225-246 BOLDING, K., "Non-Uniformities Introduced by Virtual Channel Deadlock Prevention", Technical Report 92-07-07. Department of Computer Science and Engineering, FR-35 University of Washington; Seattle, WA 98195, (July 21, 1992), 1-6 BOLLA, R., "A Neural Strategy for Optimal Multiplexing of Circuit and Packel-Switched Traffic", Proceedings, IEEE Global Telecommunications Conference, (1992), 1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Tuning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (OAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "Chanar-Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, 36(6), (June 1990), 775-785 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17t	C A			
BOLDING, K., "Non-Uniformities Introduced by Virtual Channel Deadlock Prevention", Technical Report 92-07-07, Department of Computer Science and Engineering, FR:35 University of Washington; Seattle, WA 98195, (July 21, 1992), 1-6 BOLLA, R., "A Neural Strategy for Optimal Multiplexing of Circuit and Packet-Switched Traffic", Proceedings, IEEE Global Telecommunications Conference, (1992),1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International, Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Verformance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Womhole Networks", IEEE Transactions on Computer Routing in Womhole Networks", IEEE Transactions on Parallel an	C.A.			
Prevention", Technical Report 92-07-07, Department of Computer Science and Engineering, FR-35 University of Washington; Seattle, WA 98195, (July 21, 1992), 1-6 BOLLA, R., "A Neural Strategy for Optimal Multiplexing of Circuit and Packet-Switched Traffic", Proceedings, IEEE Global Telecommunications Conference, (1992), 1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multiconputer Networks Using Virtual Channels", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Womhole Netwo				
Engineering, FR-35 University of Washington; Seattle, WA 98195, (July 21, 1992), 1-6 BOLLA, R., "A Neural Strategy for Optimal Multiplexing of Circuit and Packet-Switched Traffic", Proceedings, IEEE Global Telecommunications Conference, (1992), 1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUACO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
1992), 1-6 BOLLA, R., "A Neural Strategy for Optimal Multiplexing of Circuit and Packet-Switched Traffic", Proceedings, IEEE Global Telecommunications Conference, (1992), 1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
BOLLA, R., "A Neural Strategy for Optimal Multiplexing of Circuit and Packet-Switched Traffic", Proceedings, IEEE Global Telecommunications Conference, (1992),1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., "Performance Analysis of K-ary n-cube Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Pirtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12), Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
Switched Traffic", Proceedings, IEEE Global Telecommunications Conference, (1992),1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), 99. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Openuters, C-36, (May 1987), 547-553 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				L
(1992),1324-1330 BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARUILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTUB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "2+ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
BOURA, Y. M., et al., "Efficient Fully Adaptive Wormhole Routing in n- dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
dimensional Meshes", Proceedings, International Conference on Distributed Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pp. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
Computing Systems, (June, 1994), 589-596 BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),	·			1
BUNDY, A., et al., "Turning Eureka Steps into Calculations in Automatic Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			dimensional Meshes", Proceedings, International Conference on Distributed	
Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Computing Systems, (June, 1994), 589-596	
Research Paper 448), (1991), 221-226 CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., "C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Program Synthesis", Proceedings of UK IT 90, (IEE Conf. Pub. 316) (DAI	
System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320 CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Research Paper 448), (1991), 221-226	
CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			CARLILE, B. R., "Algorithms and Design: The CRAY APP Shared-Memory	
CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			System", COMPCON Spring '93. Digest of Papers., (February 22, 1993),	
Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
Support for Programming Languages and Operating Systems (ASPLOS). (1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-arry n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network	
(1998), 193-204 CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition, (1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993), 466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Support for Programming Languages and Operating Systems (ASPLOS),	
Multiprocessors", Proceedings 19th International. Symposium on Computer Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			(1998), 193-204	
Architecture, (May 1992), 268-277 COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for	
COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Multiprocessors", Proceedings 19th International. Symposium on Computer	
COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd Edition,(1999), pg. 493 DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Architecture, (May 1992), 268-277	
DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			COHOON, J., et al., C++ Program Design, McGraw-Hill Companies, Inc., 2nd	
Networks Using Virtual Channels", IEEE Transactions on Parallel and Distributed Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Edition,(1999), pg. 493	
Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
Systems, 4(4), (April 1993),466-475 DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Networks Using Virtual Channels", <u>IEEE Transactions on Parallel and Distributed</u>	
Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
Interconnection Networks", IEEE Transactions on Computers, C-36, (May 1987), 547-553 DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			DALLY, W. J., et al., "Deadlock-Free Message Routing in Multiprocessor	
DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785 DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			DALLY, W. J., "Performance Analysis of k-ary n-cube Interconnection	
Symposium on Computer Architecture, (May, 1990), 60-68 DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole C.A. Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			Networks", IEEE Transactions on Computers, 39(6), (June 1990), 775-785	
DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole C.A. Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),			DALLY, W. J., "Virtual Channel Flow Control", Proceedings, 17th International	
DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole C.A. Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),				
C.A. Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),	V			
(Danashar 4002) 4000 4004	C.A.		Networks", IEEE Transactions on Parallel and Distributed Systems, 4(12),	
[(December, 1993), 1320-1331			(December, 1993), 1320-1331	

EXAMINER /Caroline Arcos/

DATE CONSIDERED

PTC/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE

Sheet 5 of 6	Attorney Docket No: 1	376.717US1		
	Examiner Name	Unknown		
·	Group Art Unit	2153		
	First Named Inventor	Klausler, Peter		
(Use as many sheets as necessary)	Filing Date	August 18, 2003		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/643,587		
Substitute for form 1449A/PTO	Complete if Known			
	Under the Peperwork Reduction Act of 1995, no persons are	required to respond to a collection of information unless it contains a valid OMB control number		

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-Issue number(s), publisher, city and/or country where published.	T
		ERNST, D., et al., "Cyclone: A Broadcast-Free Dynamic Instruction Scheduler	
C.A.		with Selective Replay", 30th Annual International Symposium on Computer	
		Architecture (ISCA-2003), (June, 2003),10 pgs.	
		GALLAGER, R., "Scale Factors for Distributed Routing Algorithm", NTC '77	
		Conference Record, Vol. 2, (1977), 28:2-1 - 28:2-5	-
		GHARACHORLOO, K., "Two Techniques to Enhance the Performance of	
		Memory Consistency Models", <u>Proceedings of the International Conference on Parallel Processing</u> , (1991), 1-10	
		GLASS, C. J., et al., "The Turn Model for Adaptive Routing", Proceedings, 19th	<u> </u>
		Interanational Symposium on Computer Architecture, (May, 1992),278-287	
		GRAVANO, L, et al., "Adaptive Deadlock- and Livelock-Free Routing with all	
		Minimal Paths in Torus Networks", <u>IEEE Transactions on Parallel and Distributed</u>	
		Systems, 5(12), (December 1994), 1233-1251	
		GUPTA, R., et al., "High Speed Synchronization of Processors Using Fuzzy	
		Barriers", International Journal of Parallel Programming 19(1), (February, 1990),	
	·	53-73	
		ISHIHATA, H., et al., "Architecture of Highly Parallel AP1000 Computer",	
		<u>Systems and Computers in Japan, 24(7), (1993), 69-76</u>	
1 1		JESSHOPE, C. R., et al., "High Performance Communications in Processor	
		Networks", <u>Proc. 16th International Symposium on Computer Architecture</u> , (May 1989),pgs. 150-157	
		KIRKPATRICK, S., et al., "Optimization by Simulated Annealing", Science,	
		220(4598), (May 13, 1983), 671-680	
		KONTOTHANASSIS, L., et al., "VM-based Shared Memory on Low-Latency,	i
		Remote-Memory-Access Networks", <u>Proceedings of the ACM ISCA '97</u> , (1997), 157-169	
		LINDER, D. H., et al., "An Adaptive and Fault Tolerant Wormhole Routing	
	,	Strategy for <i>k</i> -ary <i>n</i> -cubes", <u>IEEE Transactions on Computers,40(1)</u> , (1991), 2-12	
		LUI, Z., et al., "Grouping Virtual Channels for Deadlock-Free Adaptive Wormhole	
		Routing", 5th International Conference, Parallel Architectures and Languages	
		Europe (PARLE '93), (June 14-17, 1993),254-265	
		NUTH, P., et al., "The J-Machine Network", Proceedings of the IEEE	
		International Conference on Computer Design on VLSI in Computer &	
		Processors, (1992), 420-423	
		O'KEEFE, M. T., et al., "Static Barrier MIMD: Architecture and Performance	
		Analysis", <u>Journal of Parallel and Distributed Computing</u> , <u>25(2)</u> , (March 25, 1995), 126-132	
V	-	PATTERSON, D. A., et al., Computer Architecture: A Quantilative Approach,	
C.A.		2nd Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, (1996), 39-41	
		[JJT1	

EXAMINER /Caroline Arcos/ DATE CONSIDERED 04/25/2007

PTO/S8/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Complete if Known		
	Application Number	10/643,587	
	Filing Date	August 18, 2003	
	First Named Inventor	Klausler, Peter	
	Group Art Unit	2153	
	Examiner Name	Unknown	
Sheet 6 of 6	Attorney Docket No: 1376.717US1		

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-Issue number(s), publisher, city and/or country where published.	1,
0.4		PATTERSON, D. A., et al., Computer Architecture: A Quantitative Approach,	ļ
C.A.	C.A. 2nd Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, (1996), 179-187, 373-384		
		PATTERSON, D. A., et al., Computer Architecture: A Quantitative Approach,	
		2nd Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, (1996), 699-708	
		PATTERSON, D. A., et al., Computer Architecture: A Quantitative Approach,	
		2nd Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, (1996), 194-197	
		SCOTT, S., "Synchronization and Communication in the T3E Multiprocessor",	
		ASPLOS, Volume II, (1996), 26-36	
		SHUMWAY, M., "Deadlock-Free Packet Networks", <u>Transputer Research and</u>	
	}	Applications 2, NATUG-2 Proceedings of the Second Conference of the North	}
		American Transputer Users Group, (October 18-19, 1989),139-177	ļ
		SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", <u>IEEE</u> Computer 15(1), (January 1982),47-56	
		TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputers",	
		<u>IEEE Micro, 13(3), (June, 1993), 62-72</u>	<u> </u>
		WANG, W., et al., "Trunk Congestion Control in Heterogeneous Circuit Switched	1
		Networks", <u>IEEE Transactions on Communications</u> , 40(7), (July, 1992), 1156-1161	
		WOOD, D. A., et al., "An In-Cache Address Translation Mechanism",	
		Proceedings of the 13th Annual International Symposium on Computer	
		<u>Architecture</u> , (1986), 358-365	<u> </u>
		WU, MY., et al., "DO and FORALL: Temporal and Spatial Control Structures",	
		Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR,	
	 	(July, 1992), 258-269	
		YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", Proceedings, Fourth International Conference on	
		Computing and Information (ICCI '92), (1992), 173-178	
├₩	 	YANTCHEV, J., et al., "Adaptive, Low Latency, Deadlock-Free Packet Routing	
C.A.		for Networks of Processors", <u>IEEE Proceedings</u> , 136, Part E, No. 3, (May,1989), 178-186	

EXAMINER /Car

/Caroline Arcos/

DATE CONSIDERED